欧美福利在线播放_免费在线观看羞羞视频_加勒比色老久久爱综合网_性一交一乱一区二区洋洋av_国产麻豆麻豆_国产精品一线天粉嫩av_国产精品天美传媒入口_午夜a一级毛片亚洲欧洲_精品久久久久久久大神国产_四虎影视在线播放

        1、培訓過程中，如有部分內容理解不透或消化不好，可免費在以后培訓班中重聽；
        2、課程完成后,授課老師留給學員手機和Email,保障培訓效果,免費提供半年的技術支持。
        3、培訓合格學員可享受免費推薦就業機會。

培訓方式以講課和實驗穿插進行。

This course teaches the key features and benefits of the SystemVerilog testbench language and its use in VCS. This course will provide the skills required to write an object-oriented SystemVerilog testbench and verify a device under test with coverage-driven random stimulus.

?

Concepts covered during the course include developing an interface between the SystemVerilog test program and the Device Under Test (DUT), random stimulus generation, language syntax, coding style recommendations, object oriented programming concepts, functional coverage and verification methodology (VMM) introduction.

?

During lab exercises the student will get practical experience in writing and debugging SystemVerilog testbench code using VCS and testbench debugger (DVE).By the end of this workshop you should be able to:

?

●Simulate Verilog designs using VCS
●Debug Verilog designs using VCS
●Run fast RTL-level regression tests for your Verilog design
●Run fast gate-level regression tests for your Verilog design
●Acquire the skills and knowledge to successfully implement coverage driven verification methodology using Synopsys tools

?Unit1

1, VCS Simulation Basics

2, VCS Debugging Basics

3,Debuggin with DVE

4,PostProcessing with VCD + Files

Unit 2

5, Debugging Simulation Mismatches

6, Fast RTL Level Verification

7, Fast Gate level verification

8,Code Coverage